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ABSTRACT
In recent years, there has been a flurry of research in deep neu-
ral network pruning and compression. Early approaches prune
weights individually. However, it is difficult to take advantage of
the resulting unstructured sparsity patterns on modern hardware
like GPUs. As a result, pruning strategies which impose sparsity
structures in the weights have become more popular. However,
these structured pruning approaches typically lead to higher losses
in accuracy than unstructured pruning. In this paper, we present
SparseRT, a code generator that leverage unstructured sparsity to
accelerate sparse linear algebra operations in deep learning infer-
ence on GPUs. For 1x1 convolutions and fully connected layers, we
demonstrate geometric mean of speedups of 3.4x over the equiv-
alent dense computation at 90% sparsity and 5.4x at 95% sparsity
when evaluated on hundreds of test cases in deep learning. For
sparse 3x3 convolutions, we show speedups of over 5x on use cases
in ResNet-50.
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1 INTRODUCTION
Ever since Han’s seminal work on model compression and pruning
[18], there has been significant research interest on how to com-
press deep neural networks (DNN). The objective is to significantly
reduce the number of parameters in a DNN to reduce the infer-
ence overhead and memory footprint, while not losing too much
accuracy. Many have demonstrated that if weights are pruned in-
dividually by magnitude or by some other criterion (variational
dropout [31], L0 norm [30]), popular DNNs in computer vision and
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natural language processing can be pruned by upwards of 90% with
almost no loss in accuracy [14, 18].
Unfortunately, it was soon recognized that unstructured sparsity
patterns cannot take advantage of modern general purpose hard-
ware architectures such as multicore CPUs and GPUs typically used
for deep learning inference. This discovery led to the developments
of custom hardware [17] as well as “structured” pruning methods
that prune blocks of weights at once. The resulting weights from
these structured pruning methods often can be used directly in
dense BLAS routines or have enough structure to support highly
performant implementations on current hardware [16, 46]. How-
ever, these structured pruningmethods often lead to larger accuracy
losses than unstructured pruning and do no better than a smaller
dense network [8].
The big accuracy losses resulting from structured pruning led us
to reexamine to what extent unstructured sparsity can be efficiently
implemented with modern general purpose hardware architectures.
In a DNN pruned via unstructured pruning, the core operation at
inference time is typically sparse matrix – dense matrix multi-
plication (commonly abbreviated as SpMM). This routine is at the
core of the popular 1x1 convolutions (aka contractions) and fully
connected layers. In latest computer vision network architectures
such as MobileNet and EfficientNet, 1x1 convolutions typically rep-
resent the bulk of the parameters and FLOPs [11, 25, 36]. Fully
connected layers account for nearly all of the parameters and much
of the FLOPs in deep recurrent or self-attention based models in
natural language processing (NLP)[9, 42]. Moreover, other impor-
tant operations, such as sparse 3x3 convolutions, can be cast as
a SpMM problem through the same techniques used in the dense
case, such as im2col [7].
In accordance with general observations from practitioners, we
find existing SpMM implementations to be poorly suited for ac-
celerating unstructured sparse DNNs [32]. Indeed, current SpMM
solutions are often catered to scientific computing applications
where the sparse matrix dimensions are massive compared to the
dense matrix dimension, and only achieve significant speedupwhen
the sparsity ratio is very high (typically on the order of 99% to 99.9%)
[23, 24, 45]. Typically, pruned neural networks can at most have
95% sparsity without significant accuracy losses. In addition, in
SpMM problems in deep learning, the dense matrix dimensions can
be larger than the sparse matrix dimensions.
In this work, we present SparseRT, a code generator for SpMM
and sparse convolution kernels that are well suited for the deep
learning inference case based on the inspector-executor optimiza-
tion framework with a PTX code generation backend. In SparseRT,
instead of trying to cater to the idiosyncrasies of sparse matrix
formats, we start from a dense matrix multiplication and simply
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remove unnecessary computations in an inspector-executor frame-
work [1, 41]. When evaluated on the latest GPUs, we show that
our strategy can achieve a geometric mean of 3.4x speedup on
SpMM with 90% sparsity and 5.4x speedup at 95% sparsity on hun-
dreds of test matrices from pruned neural networks in computer
vision and NLP. Lowering sparse convolution to SpMM, we are
able to achieve up to 4x speedup on the 3x3 sparse convolutions in
ResNet-50. We hope this work puts in question the conventional
wisdom that unstructured sparsity is poorly supported on commod-
ity parallel hardware architectures and inspires future research on
unstructured pruning of neural networks.
In this work, we only focus on improving the performance of key
primitives, SpMM and sparse convolution, that accelerate single
layers in a sparse DNN. We do not explore inter-layer optimiza-
tions such as operator fusion and concurrent scheduling, used in
state-of-the-art frameworks such as TensorRT [2]. As a result, we
only benchmark performance of single layers to avoid these con-
founding factors in this paper. Incorporating these optimizations
into SparseRT is important future work.
2 BACKGROUND
This section briefly discusses computations that arise in neural net-
work pruning and current attempts to handle those computations
on commodity hardware.
2.1 Neural Network Pruning
The large size of neural networks is a major obstacle in their deploy-
ment in production. The hundreds of millions of FLOPs required to
run an input example through the DNN lead to severe latency issues.
Fortunately, Han et al. established that modern DNNs are heavily
overparameterized. Up to 90% of the weights can be eliminated with
virtually no loss in accuracy [18]. However, the pruning method
proposed by Han et al. results in unstructured sparse weight ma-
trices, which are not well-supported by commonly used hardware
like GPUs. The poor fit between unstructured sparsity and modern
general purpose hardware has given rise to many research efforts
in structured pruning techniques. In convolution operations, entire
channels are pruned at once from filters [21]. In recurrent neu-
ral networks, entire neurons are removed from the network [43].
These structured pruning approaches directly speed up inference as
they replace the original dense weight matrix with a smaller dense
weight matrix. Highly optimized dense linear algebra primitives
can directly be used to obtain good inference performance.
However, recent work has shown that most structured pruning
techniques often result in unacceptably large accuracy loss: one
can often achieve better performance by simply training a smaller
dense neural network from scratch [8]. This result motivated us to
re-examine the assumption that unstructured sparsity cannot be
efficiently implemented on modern hardware architectures such as
GPUs.
2.2 SpMM Performance
Parallel to the recent model pruning research efforts in the deep
leaning community, the high performance computing community
has been working to support sparse linear algebra computations
on modern parallel hardware architectures. Good performance has
been achieved for SpMM operations frequently encountered in
scientific computing applications, where the dense matrix dimen-
sions are highly skewed: it resembles a small collection of vectors
(multi-vector) rather than a matrix [23, 24]. However, the SpMM
operations in deep learning might have quite balanced dimensions.
The sparse matrix may even be smaller than the dense matrix. Ex-
isting SpMM implementations often fail to bring speedups in these
cases. For example, SpMM operations in Deepbench where the di-
mensions are relatively balanced can be 10 times slower than the
dense operation on recent GPUs like Titan Xp with vendor library
cuSPARSE[32]. This is because current SpMM implementations are
often just extensions of sparse matrix vector multiplication (SpMV)
with limited tiling over the dense matrix dimension, resulting in
unfavorable linear cost scaling in the dense matrix dimension.
Recent works have sought to address this challenge. Elsen et
al. proposed efficient kernels for SpMM on mobile platforms, and
showed that unstructured sparsity can be exploited to improve
performance by as much as 2x [11]. In parallel, there has been
recent works exploring sparse convolutions [4, 6, 33]. While dense
convolutions can make use of intricate optimizations such as the
Winograd transform [28], sparse convolutions typically rely on
direct convolution [6], or implicit GeMM based approaches that
cast the problem as a SpMM [4, 33]. In this work, we adopt the
latter approach to support sparse convolutions.
2.3 Inspector-Executor Framework
A common strategy to optimize sparse matrix computations is the
inspector-executor framework [1, 34, 35, 41]. In this framework,
to perform a sparse operation, the sparse matrix input is analyzed
in an inspector phase to generate optimized code tailored to its
sparsity pattern and dimensions. The optimized code (“executor”) is
then executed to perform the computation. The inspector phase is
typically done at runtime, and its efficiency is of significant concern
[41]. However, in deep learning inference, it can be done offline at
compile time as the sparse weight matrix is fully known. It does
not impact the runtime inference latency.
For each SpMM or sparse convolution problem tested, SparseRT
inspects the sparse weight matrix statically and enumerate opti-
mized executors corresponding to different code transformation
strategies. We then autotune for the executor with the best perfor-
mance. Similarly, the autotuning is done at compile time, and has
no effect on the runtime inference latency.
2.4 Autotuning
The concept of autotuning has been around for a long time [3, 44].
High performance computing kernels almost always have several
parameters, like tile size and loop order, that can be adjusted. Dif-
ferent settings of these parameters lead to different performance
characteristics and runtimes of the kernel. In applications where
there are no strict requirements on the compilation time, such as
deep learning inference, one can search through these different
settings to find the one with the best performance (aka tuning the
kernel). Recently, a few different end-to-end systems have been
proposed to perform autotuning on individual kernels and entire
neural networks to achieve good inference performance [5, 37–39].
However, all these recent systems currently only focus on dense
neural networks.
3 DESIGN PRINCIPLES FOR FAST SPMM
In this section, we first briefly describe the CUDA programming
model and relevant terminology. As aforementioned, SparseRT
follows the inspector-executor framework. At compile time, the
sparse weight matrix is fully known. The sparse matrix is first
treated as a dense matrix, casting the problem to a GeMM. We then
explore different tiling strategies for the GeMMproblem. For each of
those tiling strategies, we rebalance and remove computations that
involve zeros in the original sparse matrix to obtain an optimized
executor code in PTX or CUDA. Finally, we autotune for the fastest
executor.
3.1 CUDA Programming Model
In this work, we use the CUDA programming model for all im-
plementations. While a detailed treatise can be found elsewhere,
we briefly introduce key terminology and principles. In CUDA,
work in a program is divided among processes named threads. Each
thread has private registers which can be quickly accessed, as long
as not too many registers are used overall. Efficient usage of those
registers is often critical to achieving good performance. Besides
registers, GPUs offer a constant cache, which allows extremely effi-
cient access of compile time constants. Importantly, the constant
cache is shared with instruction cache in latest GPU architectures
[26] and does not cause cache contention with on-chip data caches.
Threads can be divided into thread groups (aka cooperative
groups [19]). A thread group is a useful construct for GPU perfor-
mance as GPU hardware strongly prefer that a warp of 32 threads
execute the same instruction per cycle. A thread group can contain
one of more warps. Different thread groups can thus execute differ-
ent instruction streams with little to no performance overhead, in
contrast to the severe warp divergence penalties that would ensue
if threads within a warp execute different instruction streams.
Multiple thread groups can be grouped together to form a thread
block, which also offers a scratchpad memory space called shared
memory with which the thread groups can communicate. A kernel
launched on theGPU typically consists of several such thread blocks.
There are very limited synchronization options among different
thread blocks.
Typically, high performing GPU kernels are load-balanced. This
means that different thread groups have roughly the same amount
of work, since a thread block cannot be retired from the device
until all thread groups finish. Similarly, all thread blocks should
roughly have the same amount of work, since a kernel launch
cannot terminate until all thread blocks finish execution. In sparse
operations, typically the amount of work owned by a thread block
is proportional to the number of nonzeros it has to process. As a
result, different thread blocks should be assigned similar number
of nonzeros in the sparse matrix.
3.2 Terminology
Here we introduce the terminology we will use to describe matrix
multiplication. Our discussion will be based on the matrix multi-
plication A × B = C , where matrix A has dimensionsM × K , B has
dimensions K × N and C has dimensionsM × N . To compute the
matrix multiplication, we iterate over 3 axes, M, K and N. Note that
whenM, K and N are not italicized, they refer to an iteration domain.
When they are, they refer to specific dimensions (the size of the
iteration domain). So for example, axis M hasM elements. We call
K the reduction axis and M, N the external axes. In SpMM, we fix the
sparse matrix to be A and the dense matrix to be B. Unlike cuBLAS,
in the following discussion, we assume a C-style row-major default
layout of the matrices. We assume that A is transposed. (In the
DNN inference setting, the data layout of the weights can be picked
arbitrarily to maximize performance.)
3.3 Densify and Tile
The first step in SparseRT’s handling of a SpMM problem is treating
it as a dense GeMM problem. We then tile this GeMM problem.
Here, we explain our parameterizable tiling strategy in the context
of an example problem, M = 256,K = 3056,N = 512. We split
the external axes over a two dimensional grid of thread blocks of
size (M_blocks,N_blocks). Each thread block processes the entire
reduction axis. Each thread block is responsible for N /N_blocks N
elements andM/M_blocks M elements. In this example illustration,
M_blocks = 8,N_blocks = 16, so each thread block is responsible
for processing 32 elements of the M and N axes each. This means
that the thread block is responsible for producing a 32 × 32 portion
of the output. For example, thread block (0,0) would produce C[0 :
32, 0 : 32]. This is illustrated in Figure 1a.
Each thread block is divided into Gy thread groups of size Gsy
which process different portions of the reduction axis. In this exam-
ple illustration,Gy = 16, so each thread group processes 3056/16 =
191 elements of the reduction axis. Thread group 0 of thread block
(0,0) would process C[i,k] = ∑190j=0A[i, 16j] × B[16j,k], for i ∈
{0, 1, ...31} and j ∈ {0, 1, ...31}. Each thread group holds an ac-
cumulation buffer of the 32 × 32 output tile in a register array
distributed across threads. All accumulation buffers are reduced at
the end of the thread block execution using shared memory.
To execute this accumulation for one K element, the thread group
maps one of the external indices, N, to theGsy threads in the thread
group. The N elements are now tiled at tile size Gsy. We loop over
the tiles in an inner loop of length N /N_blocks/Gsy, with an outer
loop of size M/M_blocks for all the M elements. In our work, we
fix the inner loop size to 1, so Gsy is fixed to be N /N_blocks . This
is depicted in Figure 1b. The thread group first loads a vector of B
elements, and then loops through a vector of A elements. Figure 1c
illustrates the tiling strategy at the granularity of iterations of K and
M indices. The pseudocode for the example is listed in Algorithm 1,
while the general case is listed in Algorithm 2.
We note thatM_blocks,N_blocks and Gy are all tunable param-
eters of this algorithm.
3.4 Load Balancing
To extend the above GeMM algorithm for SpMM, we first consider
load balancing among thread blocks. In the dense GeMM algorithm,
each thread block processes same-sized portions of the A matrix
(all elements of K and some elements of M). When A is sparse,
these same-sized portions might not contain the same amount
of nonzeros. We see in principle two ways to perform the load
Algorithm 1 GeMM at thread group level: example
1: Input: matrix pointers A,B,C
2: ACC[0 : 32, 0 : 32] = {0.0}
3: for b in 0, 16, 32...3040 do
4: Cache A[0 : 32,b] in shared memory
5: Cache B[b, 0 : 32] in registers
6: for a in 0, 1...32 do
7: ACC[a, 0 : 32]+ = A[a,b] × B[b, 0 : 32]
8: end for
9: Add ACC to C atomically using shared memory
10: end for
Algorithm 2 GeMM at thread group level: general case
1: Input: matrix pointers A,B,C
2: Kl ist = list of K elements to process for thread group
3: Ml ist = list of M elements to process for thread group
4: Nl ist = list of N elements to process for thread group
5: ACC[Ml ist ,Nl ist ] = {0.0}
6: for b in Kl ist do
7: Cache A[Ml ist ,b] in shared memory
8: Cache B[b,Nl ist ] in registers
9: for a inMl ist do
10: ACC[a,Nl ist ]+ = A[a,b] × B[b,Nl ist ]
11: end for
12: Add ACC to C atomically using shared memory
13: end for
Figure 1: Tiling Strategy for GeMM (M = 512,K = 3056,N =
256). a) Each block in the 2-D grid of blocks processes a rect-
angular tile of the output. b) Thread group computation for
one B element, corresponding to lines 8-11 inAlgorithm 2. c)
Tiling strategy at granularity of K andM. Each thread group
processes a range of M indices for each K index.
balancing. The first way is to have different thread blocks process
different number of K elements, while keeping the number of M
elements processed by each thread block the same. (Figure 2a)
The second way is to assign different number of elements in M to
Figure 2: Thread block level load balancing strategies for
SpMM (M = 512,K = 3056,N = 256). Different colors denote
assignment to different thread blocks a) Different thread
blocks can have different portions of the reduction axis. b)
Different thread blocks can have different portions of the
external axis.
different thread blocks to balance the number of nonzero values in
the thread blocks. (Figure 2b)
Each strategy has its own benefits and drawbacks. The first
method allows for finer grained load balancing. However, each
thread block might process more than one output tile if a thread
block is assigned over two columns, as indicated in Figure 2a. This
leads to more complicated logic in the generated code and atomic
writes to global memory. The second strategy ensures that each
thread block only processes one output tile, though the tiles might
be of different sizes. This means that the accumulator register array
will be of different size in different thread blocks. The current
CUDA programming model does not support allocation of different
number of registers to different thread blocks. This means that some
registers will be wasted to support the maximum sized register
array required. The load balancing is also coarser than the first
method, especially if B is much larger than A. In practice, we adopt
the second strategy (Figure 2b). We find that for the tested sparse
matrices in deep learning, the sparsity pattern does not lead to badly
skewed register usage among thread blocks or poor load balancing.
After we perform the load balancing among thread blocks, we
perform the load balancing among the thread groups in the thread
block. The computation that needs to be done in a thread block is
illustrated in Figure 3a. It is based on Figure 1b, but we only need
to process the cells in the table corresponding to nonzero elements
of the Amatrix (illustrated in red). In the dense tiling strategy, each
group processes the same number of elements in the reduction
axis. In the sparse case, we assign different thread groups different
number of elements in the reduction axis so that each thread group
except the last one processes the same number of non-zeros, as
illustrated in Figure 3b.
Since we know the sparse matrix at compile time, all of the
aforementioned load balancing is performed at compile time and
used as an input to the code generation.
Figure 3: Thread group level load balancing strategies for
SpMM (M = 512,K = 3056,N = 256). Orange cells denote
example nonzero locations. a) The computation that needs
to be performed across the different thread groups. b) How
the computation is assigned to each thread group.
3.5 Code Generation
Each thread group now follows the same basic computation pattern
for each element of the reduction axis, as described in Algorithm
3. The thread group loads one element of K in B, B[b,Nl ist ] and
processes it with nonzero elements in A[Ml ist ,b].
To convert the GeMM code to SpMMwe use the “compact” trans-
formation, first proposed in [41]. We keep only the computations
that correspond to nonzero matrix elements in A, as illustrated in
Figure 3a. This corresponds to removing some of the iterations in
the loop in lines 9-11 in Algorithm 2. The result is illustrated in
Algorithm 3. We propose a novel implementation of the “compact”
transformation. Typically, the iteration indices corresponding to
nonzero elements,Mnnz , are stored in a separate array, and the code
iterates over this data structure, similar to traversing the columns in
a CSR data structure. However, this results in dynamic addressing
of the accumulators,ACC . This results in the usage of local memory
instead of registers for ACC , which is highly inefficient.
In SparseRT, we unroll the loop from line 9-11 in the code gen-
erator for each thread group and fill in the corresponding sparse
matrix values, A[a,b], which we know them at compile time. This
leads to the usage of the constant cache for A values and usage of
registers for the accumulators. Since the value of the sparse matrix
A is broadcast across the thread group, it is an ideal use case for
the constant cache. This novel implementation of “compact” is crit-
ical in achieving good performance. The SpMM code generator is
implemented in Python, and generates PTX code.
3.6 Supporting Convolutions
The SpMM approach thus described can directly handle fully con-
nected layers and 1x1 convolutions. To support convolutions with
larger filter sizes, such as the 3x3 convolutions used in ResNet
[20], we use the im2col transformation to cast the problem into a
SpMM. While we refer the reader to [7] for an in-depth description
Algorithm 3 SpMM for thread group
1: Input: matrix pointers A,B,C
2: Kl ist = list of B elements to process for thread group
3: Ml ist = list of A elements to process for thread group
4: Nl ist = list of C elements to process for thread group
5: ACC[Ml ist ,Nl ist ] = 0.0 (initialize accumulation buffer)
6: for b in Kl ist do
7: Mnnz = M indices of nonzero elements in A[Ml ist ,b]
8: Cache B[b,Nl ist ] in registers
9: for a inMnnz do
10: ACC[a,Nl ist ]+ = A[a,b] × B[b,Nl ist ]
11: end for
12: end for
of im2col, the convolution is basically represented as a matrix mul-
tiplication by replicating the input activations. Each receptive field
for the filter is materialized as a column of the B matrix, whereas
each filter is materialized as a row of the A matrix. If the filter
weights are pruned, then the Amatrix is sparse.
In order to be efficient, the im2col transformation of the input
activations into the dense B matrix needs to be fused into the
matrix multiplication kernel. For dense convolutions, it is typically
materialized on the fly tile-by-tile as the computation proceeds
[7]. For sparse convolutions, B can be treated as a “virtual” dense
matrix, which is materialized row by row or column by column
depending on the format [33].
In SparseRT, we adopt the “virtual” dense matrix approach. In
the SpMM code, each reference to an element in the B matrix is
replaced with the corresponding element in the original input ac-
tivation tensor. The input activations of 3x3 convolutions are typ-
ically padded by 1, such that the output of the convolution has
the same dimensions as the input. Handling of the padding could
require complicated assembly level tricks at the SASS and PTX
levels as implemented in cuDNN and ISAAC [7, 37]. However, in
our case, since SparseRT manually unrolls all of the loops in our
code, the bounds check required for the padding can be simplified
for most input activation locations at compile time. For example,
when processing a pixel in the middle of the image, the bounds
check can be removed. Once this simplification is done, we notice
practically no impact of the padding bounds check on performance.
Similar to SpMM, SparseRT directly generates PTX code for sparse
convolutions.
3.7 Autotuning
As aforementioned, there are several parameters in the kernel gen-
eration process,M_blocks,N_blocks andGy, that can be tuned. We
autotune these parameters for each SpMM or sparse convolution
problem. Since there are only three such parameters, we perform
exhaustive grid search over a list of hand picked choices for each
SpMM problem according to a couple of simple heuristics: 1) the
split factors, M_blocks , N_blocks and Gy should be divisible by
their respective axes. 2) the block size and the shared memory
usage of the kernel is supported by the GPU architecture. This
typically resulted in less than 100 parameter combinations for each
problem. In practice, the autotuning took less than two minutes
Table 1: Results for SpMM problems in deep learning.
Problems are taken from publicly available state-of-the-art
pruned neural networks [11, 14] (RN50 = ResNet-50, NLP =
Transformer, MbNetV1 = MobileNet V1). Count represents
the number of times this SpMM problem dimension appear
in the network. Benchmarked on the Tesla T4.
Problem
Num-
ber
M K N Use
Case
Count %
nnz
Speedup
wrt
cuBLAS
1 64 256 3136 RN50 2 0.90 4.3
2 256 64 3136 RN50 2 0.90 2.5
3 128 512 784 RN50 3 0.90 4.0
4 512 128 784 RN50 3 0.90 3.7
5 256 1024 196 RN50 5 0.90 3.0
6 1024 256 196 RN50 5 0.90 3.1
7 512 2048 49 RN50 3 0.90 2.7
8 2048 512 49 RN50 3 0.90 4.8
1 64 256 3136 RN50 2 0.95 5.7
2 256 64 3136 RN50 2 0.95 3.0
3 128 512 784 RN50 3 0.95 5.9
4 512 128 784 RN50 3 0.95 4.5
5 256 1024 196 RN50 5 0.95 4.4
6 1024 256 196 RN50 5 0.95 4.2
7 512 2048 49 RN50 3 0.95 4.5
8 2048 512 49 RN50 3 0.95 6.6
9 2048 512 256 NLP 12 0.90 4.2
10 512 2048 256 NLP 12 0.90 4.2
11 512 512 256 NLP 72 0.90 6.0
9 2048 512 256 NLP 12 0.95 6.8
10 512 2048 256 NLP 12 0.95 7.6
11 512 512 256 NLP 72 0.95 9.0
12 64 32 12544 MbNetV1 1 0.90 1.4
13 128 64 3136 MbNetV1 1 0.90 3.4
14 128 128 3136 MbNetV1 1 0.90 4.0
15 256 128 784 MbNetV1 1 0.90 4.2
16 256 256 784 MbNetV1 1 0.90 3.5
17 512 256 196 MbNetV1 1 0.90 2.3
18 512 512 196 MbNetV1 5 0.90 3.2
19 1024 512 49 MbNetV1 1 0.90 2.6
20 1024 1024 49 MbNetV1 1 0.90 4.5
for most SpMM and sparse convolution problems. The autotuning
was fast in large part because SparseRT directly generates PTX,
circumventing Nvidia’s NVVM CUDA to PTX compiler. Due to
SparseRT’s aggressive unrolling strategy, the source code can be
large for big sparse matrices, leading to long compilation times with
NVVM. This is one of the main motivations for directly generating
PTX instead of CUDA.
Theoretically, the best parameters not only depend on the matrix
dimensions and sparsity level, but also on the sparsity pattern. In the
context of sparse neural network inference, there could be different
instances of the same SpMM or sparse convolution problem with
the same matrix dimensions and sparsity level but different sparsity
patterns, since modern neural networks commonly reuse layers.
For example, the SpMM operations to be performed for all the
3x3 convolution layers in the first bottleneck group have the same
dimensions, yet the sparsity patterns are different. There are up to
72 different instances of SpMM with M = 512,K = 512,N = 256
in a Transformer architecture [14, 40]. If resources allow, optimal
performance could be achieved by tuning for each problem instance.
However, we notice that in practice, the sparsity patterns for these
different instances are similar enough that autotuning on just one
of those instances is sufficient.
4 EVALUATION
We first evaluate SparseRT’s performance on SpMM, then on sparse
convolutions. We benchmark our results against three highly opti-
mized vendor libraries, cuDNN, cuBLAS and cuSPARSE. cuBLAS
and cuDNN optimize directly at the assembly level and represent
the state of the art in dense linear algebra computations on GPU.We
use cuDNN v7.6 to benchmark dense 3x3 convolution performance.
cuDNN offers different choices for algorithms (FFT vs Winograd vs
implicit GeMM). We pick the best performing one for each test case.
We use cuBLAS 10.0 to benchmark dense matrix multiplication and
1x1 convolution performance. (We discover that the 1x1 convolu-
tion in cuDNN is never faster than the equivalent dense matrix
multiplication using cuBLAS.) Similar to cuDNN, cuBLAS offers a
variety of algorithms. We try all the available algorithms and select
the best performing one for each test case. We use cuSPARSE to
benchmark SpMM performance. For cuSPARSE, we use the generic
sparse matrix API introduced in 10.1. We use the best-performing
sparse matrix format (COO vs CSR) and algorithm for each problem.
Importantly, while cuSPARSE might appear to be the method of
choice in evaluating sparse problems, our empirical observations
confirm common knowledge that it is ill-suited for the problem
shapes and sparsity levels encounted in deep learning workflows.
For this reason, we include dense baselines as the main point of
comparison, similar to [15].
For cuBLAS and cuSPARSE, we try both cases where the weight
matrix is transposed or non-transposed. The results for cuBLAS
were not significantly different and we report the transposed ver-
sion to be consistent with our kernel. For cuSPARSE we report the
results of the better performing mode.
We experiment with two recent Nvidia GPU architectures. We
benchmark our entire test suite on a Tesla T4 Turing GPU with up
to 8.1 TFLOPs of theoretical peak single precision performance. We
also benchmark a portion of our test suite on a V100-SXM2 Volta
GPU with 15 TFLOPs peak single precision performance to com-
pare performance across different GPU architectures. We use the
“arch=sm_70” compilation flag for the V100 and the “arch=sm_75”
compilation flag for the T4. The highest (default) optimization op-
tion is used with Nvidia’s ptxas to compile PTX code.
4.1 SpMM
We evaluate the performance of SparseRT in SpMM on a suite of test
problem sizes seen in real-world applications in computer vision
(ResNet-50 and MobileNet V1) and natural language processing
Figure 4: Comparison of our kernels against Nvidia vendor libraries. a) Teraflops per second (TFLOPs) achieved by cuBLAS vs
cuSPARSE and SparseRT. cuBLAS performs the sparse matrix multiplication as a dense matrix multiplication, thus requiring
10 times more total FLOPs. We evaluate at 90% sparsity. b) TFLOPs achieved by SparseRT at different sparsity levels. c) Fold
speedup of SparseRT over equivalent dense computation performed by cuBLAS. d) Fold speedup of SparseRT over cuSPARSE.
(Transformer) inference. For ResNet-50 and MobileNet V1 we in-
terpret the 1×1 convolution as a matrix multiplication. We assume
a batch size of 1. For the sparse matrix, we use pruned weights
from real neural networks. The ResNet-50 and Transformer pruned
weights are taken from [14], at 90% and 95% sparsity levels. The
MobileNet weights are taken from [11] at 90% sparsity level. In Ta-
ble 2 we note the relative performance of the pruned models vs. the
original dense models, with data from [11] and [14]. These models
represent the best performance achievable at these sparsity levels
with three different state-of-the-art pruning methods [14]. We see
that the accuracy loss at 90% is very limited while the networks
suffer a larger accuracy degradation at 95%. In practice, it is up to
practitioners to trade-off between model size, speed and accuracy
according to their application requirements.
This resulted in twenty different SpMM problems, with a total
of 257 instances, as listed in Table 1. The pruned weights are in
single precision, which we use for all our experiments. Problem
1-11 were evaluated at two different sparsity levels, 90% and 95%.
Problems 12-20 were only evaluated at 90% sparsity because no
MobileNet V1 model pruned to 95% was available. We note that
for each SpMM problem, the standard deviation of runtimes across
all the different instances is negligible compared to the average
runtime, for both SparseRT and cuSPARSE. This indicates that
in practice, the different sparsity patterns of the pruned weight
Table 2: Comparison of the relative accuracy achieved by the
pruned network vs. the original dense network. Image clas-
sification networks are evaluated on top-1 accuracy of Im-
ageNet classification whereas Transformer is evaluated on
WMT English-to-German 2014 dataset BLEU score.
Network Sparsity
Level
Original
Perfor-
mance
Pruned Per-
formance
ResNet-50 90% 76.7% 75.2%
ResNet-50 95% 76.7% 72.7%
Transformer 90% 27.3 23.3
Transformer 95% 27.3 20.7
MobileNet V1 90% 70.9% 68.4%
matrices do not cause significant variations in performance. The
comparison results are presented in Figure 4. We make several
observations regarding the results.
In Figure 4a, we compare the TFLOPs achieved by cuBLAS, cuS-
PARSE and SparseRT for all the problems at 90% sparsity. The
relative performance at 95% sparsity is similar. We calculate the
TFLOPs by dividing how many total floating point operations are
required to perform the SpMM by the time it took each library to ex-
ecute the operation. For cuBLAS, we perform the equivalent GeMM
Figure 5: Comparison of performance of SparseRT on two different GPU architectures. Left: Fold speedup of SparseRT over
equivalent dense computation by cuBLAS on T4 vs V100. Right: Fold speedup of SparseRT over cuSPARSE on T4 vs V100.
by representing the sparse matrix as a dense matrix. This results in
90% wasted work at this sparsity level. Nevertheless, we see that
for all test cases, cuBLAS is still more efficient than cuSPARSE.
Figure 4a shows that SparseRT is much more efficient than both
vendor libraries for all the problems tested. We notice that the
performance of our kernels slightly degrades as N decreases andM
and K increase, whereas cuSPARSE’s efficiency slightly increases.
This finding is consistent with the observation that current SpMM
engineering efforts on the GPU, as implemented in cuSPARSE, are
focused on cases where the dense matrix is very slim, resembling
a collection of vectors. When N decreases or is not a multiple of
a power of 2, such as 49 in problem number 7 and 8, the tiling
strategies for N is severely limited in SparseRT, leading to further
performance degradation. However, SparseRT is still much faster
than cuSPARSE and cuBLAS for these problems on the Tesla T4.
In Figure 4b, we compare the efficiency of SparseRT at 90% vs.
95% sparsity. As aforementioned, weight matrices at 95% sparsity is
not available for problems 12-20. We see that SparseRT is slightly
less efficient as the sparsity level increases from 90% to 95%.
Figure 4c shows the speedup achieved by SparseRT over cuBLAS
at the two different sparsity levels. We see that halving the number
of nonzeros in the problems increases the speedup, but in most cases
not by 2x due to the decreased efficiency. We achieve a geometric
mean of 3.4x speedup at 90% sparsity and 5.4x speedup at 95%
sparsity. We see that the levels of speedup attainable for different
SpMM problems are highly variable, a phenomenon that will be
discussed in detail later.
Figure 4d shows the speedup achieved by SparseRT over cuS-
PARSE (Figure 4d). Overall, we see that the speedups are highly
consistent between the different sparsity levels. We achieve a geo-
metric mean of 20x speedup at 90% sparsity on problems 1-20 and
15x speedup at 95% sparsity on problems 1-11. These results support
common observations that current state-of-the-art vendor libraries
for sparse linear algebra such as cuSPARSE are ill-suited for sparse
deep learning applications.
To measure the effect of GPU architecture on SparseRT, we also
run SpMM problems 1-11 on a Volta V100 at both sparsity levels. In
Figure 5, we compare the relative performance of SparseRT on these
two recent GPU architectures. In Figure 5a, we show the speedup
achieved over cuBLAS for both GPUs. We see that SparseRT does
better on Tesla T4 in all cases. However the relative performance is
consistent – problems where SparseRT showed larger performance
gains on the T4 also showed relatively larger gains on the V100.
On the V100, SparseRT is still faster than cuBLAS in all cases. In
Figure 5b, we compare SparseRT’s speedup over cuSPARSE on
both GPUs. We see that SparseRT’s relative performance is stable
across both GPUs, since cuSPARSE is also slower relative to cuBLAS
on the V100. SparseRT is faster than cuSPARSE in all cases. We
conclude that SparseRT is portable and robust across different GPU
generations.
To further study the performance of SparseRT, we compare it
with Sputnik, a recently released sparse linear algebra library for
deep neural networks on GPUs[15] . Sputnik uses a combination of
optimization techniques such as row reordering, memory alignment
and subwarp tiling. It offers a huge improvement over state-of-the-
art baselines such as ASpT [24] and cuSPARSE, demonstrating
end to end speedups in inference with MobileNet V1. We com-
pare SparseRT’s performance with Sputnik on the SpMM problems
encountered in MobileNet V1. In Figure 6 we see that SparseRT
outperforms Sputnik on problems with smaller sparse matrices and
achieves comparable performance on problems with larger sparse
matrices. We will compare SparseRT’s approach and Sputnik’s ap-
proach in detail in Section 5.
4.2 Sparse Convolution
We benchmark the performance of SparseRT on four 3x3 convolu-
tions use cases in ResNet-50 on the T4. We assume a batch size of
1. The pruned weights come from the same model used to evalu-
ate the 1x1 convolutions [14]. We evaluate the sparse convolution
problems at two different sparsity levels, as shown in Table 3 and
Figure 7. The filter size used for all the problems are 3 by 3. The
padding size is 1. We obtain significant speedups at both sparsity
levels for all three problems. Similar to SpMM, we find that different
instances of sparse convolution problems with the same dimen-
sions, corresponding to different layers in the same block group in
ResNet-50, have virtually the same runtime.
Figure 6: Performance of SparseRT vs Sputnik on the SpMM
problems in MobileNet V1.
Figure 7: Performance of SparseRT’s sparse convolution vs
dense convolution by cuDNN at two different sparsity levels.
All convolutions have 3x3 filters and padding size of 1.
As expected, the cuDNN baseline does not use the im2col +
GeMM approach for all the problems tested. Instead, the Winograd
algorithm is used, with im2col + GeMM being more than 2x slower.
This means the speedup of SparseRT’s im2col + SpMM convolution
over the comparable im2col + GeMM convolution in cuDNN is
even larger than the numbers presented in Table 3, confirming the
efficiency of our SpMM implementation.
Similarly to SpMM, we see that as the sparse weights size in-
crease, the speedups obtained decreases, with the notable exception
of problem number 4. We will describe the cause in the next section.
4.3 Ablation Studies and Performance Analysis
From Figure 4, we can see that SparseRT achieves the most speedup
over cuBLAS and cuSPARSE when the sparse matrix is relatively
small compared to the dense matrix, for example problem number
1 and 3. In cases where the sparse matrix is much larger than the
dense matrix, such as problem number 6 or 7, SparseRT cannot
offer as much speedup over cuBLAS. How do we understand this
phenomenon?
Table 3: Sparse convolution problems in deep learning. All
filter sizes are 3x3 with a padding of 1. Problems are taken
from pruned ResNet-50 [14].
Problem
Num-
ber
Image
Dimen-
sion
Input
Chan-
nels
Output
Chan-
nels
Sparsity Speedup
1 56 64 64 0.9 3.7
2 28 128 128 0.9 2.0
3 14 256 256 0.9 1.4
4 7 512 512 0.9 2.4
1 56 64 64 0.95 5.3
2 28 128 128 0.95 3.5
3 14 256 256 0.95 2.5
4 7 512 512 0.95 8.5
We note that in dense matrix multiplication (GeMM), the asymp-
totic runtime is proportional to MNK . This is because optimized
GeMM routines in cuBLAS are typically compute-bound, and the
dense GeMM has O(MNK) multiplications. Deep learning archi-
tects have thus designed networks keeping this in mind – in earlier
layers, the activation filter map is large (N ) but the number of chan-
nels (M and K) are small; in later layers, the situation is reversed.
As a result, the GeMM runtime doesn’t change much for all the
matrix multiplications in a network, as seen in Figure 4a.
Sparse kernels, on the other hand, are typically memory-bound
instead of compute-bound. SparseRT employs aggressive code un-
rolling approaches that bake all the sparse matrix information into
the source code. Instead of fetching both matrices from the data
cache, we are now fetching one from the shared instruction and
constants cache and another from the on-chip data cache to mini-
mize cache contention. In Figure 8, we compare unrolled SparseRT
code vs. not unrolled code that uses the same tiling strategy on the
SpMM problems at 90% sparsity. We see that SparseRT’s unrolling
strategy can lead to over 10x speedups.
The code unrolling strategy means that for problems with very
large sparsematrices, SparseRT kernels are often bottlenecked by in-
struction fetch latency instead of memory or execution dependency.
WhenM and K increase, the 64Kb constant cache is depleted. The
compile time constants are now compiled to immediate constants
in move instructions, which is less efficient than using the constant
cache. As a result, we see that the SparseRT kernel runtimes are
roughly proportional toMK , instead ofMNK . However, SparseRT
is still more efficient than cuBLAS in cases whereMK is very large,
such as problem number 6 or 7. The comparison with Sputnik in
Figure 6 confirms this trend: while SparseRT generally outperforms
Sputnik in cases where the sparse matrix is small, Sputnik catches
up with SparseRT on larger sparse matrix sizes.
cuSPARSE kernel runtimes exhibit the opposite trend as SparseRT
kernels. As the dense matrix size relative to the sparse matrix, cuS-
PARSE does better. This is expected as cuSPARSE is catered to use
cases in scientific computing, where the sparse matrix is often mas-
sive compared to the dense matrix. We can see in Figure 4d that
while SparseRT’s advantage over cuSPARSE is massive (>50x) for
SpMM problems in earlier layers of neural networks, whereM and
Figure 8: Speedup provided by code unrolling, static load
balancing and autotuning in SparseRT, measured on SpMM
problems at 90% sparsity.
K are very small, it quickly degrades asM and K increases relative
to N .
In this paper, we are evaluating neural networks assuming an
input size of 224 by 224. In real use cases, the input can be consider-
ably larger. For example, certain automotive and retail applications
require video resolution of more than 1 million pixels. Since in-
creasing the input size increases N instead of M or K (assuming
same network architecture), we expect SparseRT to enjoy an even
greater advantage over cuBLAS in those cases.
We also did ablation studies to examine the effects of our static
load balancing scheme and autotuning on performance, as shown
in Figure 8. When we do not load balance the sparse matrix across
thread blocks, we see comparable performance in most cases. In a
few of those problems, we even saw a performance improvement.
This could be attributed to the fact that the sparsity patterns of
the sparse matrices obtained from common pruning techniques are
quite uniform to begin with. The static load balancing techniques
used here that allocate different number of sparse matrix rows
to different thread blocks uses different numbers of accumulator
registers per thread block. This could lead to wasted resources, as
the GPU hardware cannot dynamically allocate registers to thread
blocks and must assign the maximum number of registers requested
by all thread blocks to each thread block.
To study the effects of autotuning, we fix a single parameter
choice for each problem. This resulted in around a 2x slowdown
for most of the problems selected, which proves the benefit of
autotuning to our approach. Since we are optimizing for inference,
the autotuning cost can be effectively amortized over all subsequent
inference requests.
5 COMPARISON TO RELATEDWORK
In this work, we present an approach to accelerate SpMM computa-
tions encountered in deep learning applications. We show that we
can achieve a geometric mean of 3.4x speedup at 90% sparsity and
5.4x speedup at 95% sparsity over the dense computation for SpMM
and similarly for sparse convolution. This level of performance is
often an order of magnitude better (up to 60x) than what vendor
sparse linear algebra libraries such as cuSPARSE can achieve. It is
also much better than state-of-the-art libraries such as Sputnik for
some SpMM problems and competitive on others. Notably, current
structured pruning approaches can also only achieve up to around
2x - 3x inference speedup on GPU [21, 29, 46].
Our approach shows 2-3x speedups over Sputnik on smaller
matrices and comparable performance on larger matrices. This
trend can be expected given the relatively poorer performance of
SparseRT on larger sparse matrices. SparseRT enjoys a larger ad-
vantage on the Tesla T4 than on the V100. This difference could
be attributed to the fact that Sputnik was tuned to target the V100
architecture [15]. While SparseRT and Sputnik share some com-
mon optimization strategies, such as parallelizing the dense matrix
columns across thread blocks, they are fundamentally different ap-
proaches. Sputnik stores the sparse matrix data in shared memory,
and is bottlenecked by shared memory loads. Therefore, its novel
optimizations, subwarp tiling and reverse offset memory alignment,
are targeted towards mitigating the load bandwidth bottleneck by
enabling vector memory loads. In SparseRT, the sparse matrix data
is stored exclusively in the instruction cache baked into instruction
operands, so these optimizations are not necessary. On the other
hand, Sputnik does not suffer from instruction fetch bottleneck for
larger matrices, and its performance does not degrade.
Interestingly, Sputnik also employs a row-swizzling preprocess-
ing strategy on the sparse matrix to improve load balancing. Such
a preprocessing strategy could benefit SparseRT as well, albeit for
a different reason. Row swizzling puts rows with similar nonzero
patterns next to each other, which will lead to a fortuitous reduction
of dense matrix memory loads if adjacent sparse matrix rows have
nonzeros at the same column positions. In deep learning inference,
preprocessing sparse weights can be quite effective as its cost can
be amortized over all subsequent inference requests. We are cur-
rently exploring preprocessing strategies to improve SparseRT’s
performance.
We did not compare SparseRT with ASpT in [24] and Merge-
SpMM in [45] as they were compared with Sputnik in [15] and
shown to be inferior on almost all deep learning SpMM problems
considered. ASpT and MergeSpMM exemplify optimizations for
SpMM workloads in scientific computing where the sparse ma-
trix is large and highly sparse, while the dense matrix is “tall and
skinny”, with a fixed and small number of columns. In fact, the
implementations for ASpT and MergeSpMM both expect a dense
matrix with either 32 or 128 columns. Unfortunately, in deep learn-
ing, the sparse matrix can be smaller than the dense matrix and the
sparsity ratio is often much lower than applications encountered
in scientific computing. In addition, the dense matrix can have any
number of columns. In addition, the sparsity pattern produced by
common pruning techniques such as magnitude pruning is usu-
ally quite uniform, in contrast to power-law or blocked patterns
encountered in scientific computing. This makes our static load
balancing strategy not very effective on most sparse matrices, and
nullifies the motivation for approaches such as ASpT, which seek
to take advantage of different sparsity patterns in different regions
of the sparse matrix. However, similar to Sputnik’s row-swizzling
strategy, interesting preprocessing strategies have been proposed
for ASpT that could also benefit SparseRT [27].
SpMM can be used for sparse 1x1 convolutions in deep learning.
Some deep neural networks, such as ResNet-50, also make heavy
use of 3x3 convolutions. There has been several recent works on ac-
celerating sparse 3x3 convolutions, such as SkimCaffe and Tiramisu
on CPUs and Escort onGPUs [4, 6, 33]. SparseRT adopts the “virtual”
dense matrix approach to fuse the im2col transformation, similar
to SkimCaffe and Tiramisu [4, 33]. Escort opts for a direct sparse
convolution approach where the convolution is not cast as an im-
plicit GeMM. Instead, the classic 7-loop convolution algorithm is
carried out. Escort is two to three times faster than im2col + cuBLAS
GeMM for several sparse convolution problems in deep learning [6].
However, the latest cuDNN library can be several times faster than
im2col + cuBLAS GeMM, using optimizations such as the Wino-
grad algorithm. For example, on the four problems listed in this
paper, cuDNN’sWinograd convolution is anywhere between two to
four times faster than cuDNN’s implicit GeMM convolution. Thus,
we only compare performance of SparseRT with cuDNN, and not
with Escort in this work. However, there are parallel ideas between
this work and Escort. Both recognize that the problem is memory
bound. While Escort aims to alleviate memory bottlenecks through
putting the sparse matrix and the dense matrix into different forms
of on-chip data caches, SparseRT puts the sparse matrix into the
instruction cache and constant cache, avoiding the on-chip data
caches altogether. Direct sparse convolution approaches also aim
to remove the overhead from the im2col transformation. We show
that by adopting the “virtual” dense matrix technique from [33],
we can effectively fuse the im2col transformation with the SpMM
and retain good performance.
6 DISCUSSION AND CONCLUSION
Many complementary approaches have been proposed to acceler-
ate neural network inference, such as distillation, quantization and
pruning [18, 22]. This work presents SparseRT, a system to sup-
port efficient inference with unstructured weight pruning. While
SparseRT currently only considers weight sparsity, weights are
not the only source of sparsity in an neural network. Activation
functions sometimes produce sparse input activations. Although
in some tasks such as LiDAR and face detection, the input might
be sparse enough to offer performance improvement [10], this is
not the case for most deep learning tasks. In addition, the input
sparsity pattern depends on the specific input example, making
static optimizations employed by SparseRT difficult. As a result of
the narrow applicability and challenging implementation, SparseRT
currently does not support activation sparsity.
There has also been significant recent effort dedicated to reduc-
ing the precision of the data types used in the neural network,
especially during inference. However, recent pruning results in
literature still rely on floating point [14]. As a result, in this work,
we focus on single precision computations. We are working on ex-
tending our approach to support unstructured sparsity with lower
numerical precision through leveraging the GPU vector instruc-
tions, such as dp4a. We will not be able to leverage dense matrix
multiplication accelerators such as tensor cores that support these
lower precision data types. This is a fundamental limitation of un-
structured sparsity, though recent research may suggest solutions
to this problem by augmenting the dense accelerator architectures
[47]. Recent commercial architectures such as the Nvidia A100 are
promising developments in this direction.
In addition, it must be noted that the current work only targets
the matrix multiplications and convolutions in the neural network.
The performance of modern DNNs is often bottlenecked by other
operations, such as softmax and self-attention. Currently, SparseRT
does not support these operations, because they are typically not
done in a sparse manner even in pruned neural networks. For ex-
ample, in Transformer networks, even though the weight matrix
used to generate the query and key vectors can be pruned [14],
the query and key vectors themselves are still dense, making the
self-attention a dense operation. We expect future research in neu-
ral network compression and pruning to allow these operators to
become sparse as well.
Although currently applied to sparse inference, SparseRT can
also potentially be applied to sparse training. Current sparse train-
ing algorithms either use a fixed sparse neural network architec-
ture, or fixes a particular architecture for a number of iterations
[12, 13]. This suggests that we can either autotune kernels for the
chosen sparse neural net at the onset or just-in-time as the ar-
chitecture changes. SparseRT currently does not support sparse
gradient computations, which are typically sampled dense-dense
matrix multiplications.
Finally, it is important to note again that the current work fo-
cuses on the optimization of single layers in the neural network.
We refrain from presenting end to end neural network inference
timing results here because there could be a variety of confounding
factors due to inter-layer optimizations employed by state-of-the-
art inference engines such as TensorRT [2]. Instead, we focus here
on demonstrating that key primitives in deep learning inference
could be performed efficiently with unstructured sparsity.
In conclusion, we present SparseRT, an approach to accelerate
unstructured sparsity on GPUs for deep learning inference based
on the inspector-executor framework [41]. We present significant
speedups on a test suite of hundreds of SpMM and sparse convo-
lution problems in deep learning. Future work include supporting
other sparse operations such as sampled dense matrix matrix multi-
plication, lower precision data formats such as int8, and porting to
other architectures such as multicore CPUs with vector instructions.
We hope this work challenges the longstanding belief amongst prac-
titioners that unstructured sparsity is poorly supported on modern
parallel architectures, and inspires further research on unstructured
sparse pruning methods.
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